| |
Scale your design process to support complex electronic systems
SystemC — Powerful Modeling and Verification
Learn how to reduce risks and meet your design and verification challenges:
› Introduction to SystemC language
› Transaction level modeling
› Architecture analysis at the transaction level
› SystemC simulation and debug
› Advanced verification leveraging SCV library
› Mixed SystemC/HDL co-verification
Hands-on activities
|